Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE risons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

Sheet

FEB 2 8.2002

INFORMATION DISCLOSURE STATEMENT BY ARRIVED ANT

(use as many sheets as necessary)

of 1

Complete II Known			
Application Number	09/893,871		
Filing Date	June 29, 2001		
First Named Inventor	FLETCHER et al		
Group Art Unit	2182		
Examiner Name	Not assigned		
Attorney Docket Number	2207/11273		

U.S. PATENT DOCUMENTS					
Examiner Initials *	Cite No.1	Document Number Number - Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
7		6,208,907 B1	03/27/2002	DURHAM et al	RECEIVED
					MAR 0 1 2002

FOREIGN PATENT DOCUMENTS Foreign Patent Document Foreign Patent Document Foreign Patent Document					ar 2100	
		Foreign Patent Document	T			1 2100
Examin er Initials*	Cite No. ¹	Country Code ³ - Number ⁴ - Kind Code ⁵ (if known)	Publication Date MM-DD- YYYY	Name of Patentee or Applicant of Cited Document	Lines, Where Relevant Passages or Relevant Figures Appear	T ⁸

	OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS				
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T 2		
15	\	Yee et al, "Clock-Delayed Domino for Dynamic Circuit Design", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 8, No. 4, August 2000, pp 425-430			
7\$	1	Yee et al, "Clock-Delayed Domino for Adder and Combinational Logic Design", IEEE, 1063-6404/96, pp 332-337, 1996			
N.S.	/	Jung, Perepelitsa, Sobelman, "Time Borrowing in High-Speed Functional Units Using Skew-Tolerant Domino Circuits," Proceedings, IEEE International Symposium on Circuits and Systems, pp. V-641 - V-644, 2000			
M)	Presentation by Carl Sechen dated March 17, 2000.			
70	7	Taub, <i>Digital Circuits and Microprocessors</i> , pages 205-212, McGraw-Hill, 1982			

Examiner Signature	Aman &	Date Considered	7/20/04

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached.

¹ Applicant's unique citation designation number (optional) . ² See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04.
³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 18 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.